Rethinking SoC Verification for Secure Cross-Layer Interactions

Authors

Hasan Al Shaikh, Shuvagata Saha, Sujan Kumar Saha, Kimia Zamiri Azar, Farimah Farahmandi, and Mark Tehranipoor

Abstract

SoCS are deviCeS that contain most or all of the essential components of a computing system fabricated on a single die and incorporate highly complementary software (SW) and hardware (HW) layers. The semiconductor industry, aiming for faster development, has increasingly adopted a horizontal supply chain and design reuse, sourcing components such as IP cores and services such as fabrication from third parties. This introduces multiple untrusted entities into the supply chain, raising concerns about device compliance with security requirements for confidentiality, integrity, and availability of sensitive

Read Paper GitHub Repository

If you use this work in your research, please cite the paper.

Direct Citation

H. A. Shaikh et al., "Rethinking SoC Verification for Secure Cross-Layer Interactions," in IEEE Design & Test, vol. 42, no. 5, pp. 73-82, Oct. 2025.

BibTex

@ARTICLE{10973295,
  author={Shaikh, Hasan Al and Saha, Shuvagata and Saha, Sujan Kumar and Azar, Kimia Zamiri and Farahmandi, Farimah and Tehranipoor, Mark},
  journal={IEEE Design & Test}, 
  title={Rethinking SoC Verification for Secure Cross-Layer Interactions}, 
  year={2025},
  volume={42},
  number={5},
  pages={73-82},
  keywords={Software development management;Security;Hardware;Benchmark testing;Databases;Passwords;Codes;Threat modeling;Data mining;Cross layer design;Authentication;System-on-chip;SoC security verification;cross-layer interaction;system vulnerabilities;hardware security},
  doi={10.1109/MDAT.2025.3563410}
}